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ABSTRACT 
Some of the limits of realizability for a previously 
published active inductor circuit are explored. The circuit 
utilizes two bipolar junction transistors in a common 
collector-common emitter configuration to gyrate the base- 
emitter capacitance of the common emitter stage to form a 
synthetic inductor. This circuit has limitations, on the 
minimum series resistance that can be synthesized, that are 
inherent in the realization. The effect the bias points of 
the two transistors has on the quality factor Q is covered. 
Because the circuit utilizes active devices, there are 
limitations to the magnitudes of the AC voltage and current 
which can be applied to the inductor terminals before 
significant distortion occurs. Computer circuit analysis 
using PSpice is performed to investigate this distortion 
phenomenon. An additional penalty exists because the active 
devices consume power from DC power supplies, whereas a 
passive inductor does not. Bias considerations to minimize 
the power dissipation without compromising the circuit's 
performance are presented. In conclusion, it is shown that 
the goals of higher Q, lower distortion, and good DC power 
utilization are not conflicting in terms of the biasing of the 
transistors. 
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CHAPTER 1. INTRODUCTION 
Statement of Problem 
Active inductors present a possible alternative to using 
passive, lumped element inductors. When used on monolithic 
microwave integrated circuits (MMICs), they require less die 
area, have higher usable frequencies, and can potentially have 
higher Q's than an equivalent spiral inductor. Unfortunately, 
because they employ active devices, they suffer from at least 
two drawbacks that their passive counterparts do not. Their 
nonlinear effects become significant at much lower signal 
levels and they consume DC power. 
This work will review previous work done by Campbell [1] 
pertaining to the theory of a particular realization of an 
active inductor. An expansion of the theory behind this 
realization will show that it has inherent limitations on the 
value of the series resistance, and therefore the quality 
factor (Q) that can be attained. Bias considerations that 
maximize the Q of the inductor will be explored. Then, the 
concepts of 1) a slightly nonlinear one-port network, 2) 
large-signal impedance, and 3) impedance distortion will be 
developed. Computer modelling in the time and frequency 
domain will be used to investigate the distortion of the 
active inductor circuit at various bias points, drive levels 
and frequencies. Bias considerations to minimize power 
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dissipation without compromising the circuit's performance 
will be discussed. 
The conclusion of this work will show that the mutual 
goals of high Q, low distortion, and good utilization of DC 
power for this circuit are not conflicting in regards to the 
bias considerations of the two transistors. 
Review of Past Work 
The concept of replacing a wire-wound inductor with an 
actively synthesized inductor is not new. Various active 
methods for replacing large inductors at audio frequencies 
have been widely published. For microwave engineering, the 
area that currently shows the most activity is in the 
replacement of spiral inductors on MMICs with various active 
equivalents. Various gallium-arsenide field effect transistor 
(GaAsFET) circuits have been proposed by Hara et al. [2,3], 
Zhang et al. [4,5], Chien and Frey [6], Bastida et al. [7] 
and Morf [8]. 
The circuit used for this thesis is shown in figure 1.1. 
It was previously published by Campbell [1] and Campbell and 
Weber [9], It is composed of two bipolar junction 
transistors (BJTs), one a common emitter and the other a 
common collector. They serve to gyrate the base-emitter 
capacitance of the common emitter stage to synthesize an 
inductor. This circuit also employs two series-connected 
parallel resistor-capacitor networks in feedback to compensate 
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Cf 1 Cf 2 
Figure 1.1 - Active inductor circuit (from Campbell [1]). 
for the base-emitter poles of the two transistors. This 
provides a relatively constant inductance over a wide 
frequency range. However, it will be shown in this thesis 
that this realization also imposes a bound on the range of 
values that the equivalent series resistance may take. This, 
in turn, means there is a limited range to the value of the Q 
of the inductor. 
In these previously published papers, the small-signal 
performance was stressed. Little, if any, investigation was 
made into the large signal behavior of these circuits or of 
the DC power requirements relative to the signal handling 
capability. This thesis will investigate the distortion and 
bias considerations of this inductor realization. 
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CHAPTER 2. REVIEW OP ACTIVE INDUCTOR SYNTHESIS 
The realization of an active two terminal network whose 
input impedance is a constant inductance in series with a 
resistance over a very broad frequency range is covered 
extensively by Campbell [1]. This circuit was previously 
shown in figure 1.1. This chapter is a review of Campbell's 
work and serves as a basis for this investigation. A brief 
overview of the theory of this circuit follows. 
When an ideal gyrator is loaded with a capacitor at its 
output port, the impedance seen at the input port synthesizes 
an inductor [10]. The voltage-controlled current sources 
shown in figure 2.1 realize an ideal gyrator whose z-parameter 
matrix is 
0 _ J. 
Vi 9 ’*1 
.vy _1 0 M 
. 9 
The value of the inductance seen looking into port 1 is 
L = —2 (2.2) 
92 
The simplified single-pole, small-signal, hybrid-pi model 
[11] of a bipolar junction transistor contains a voltage- 
controlled current source. The base-emitter resistance and 
capacitance are included to account for the first-order 
5 
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c 
Figure 2.1 - Voltage-controlled current source gyrator 
realization of an ideal active inductor. 
Figure 2.2 - Small-signal hybrid-pi model of a bipolar 
junction transistor. 
effects of the frequency response of a BJT. The small-signal 
hybrid-pi model Is shown in figure 2.2. 
Two BJTs are placed in a common-emitter common-collector 
arrangement as shown in figure 2.3. The hybrid-pi 
approximations of these transistors are substituted and 
rearranged as shown in figure 2.4. A high impedance feedback 
network Zf(s) is included to provide drive to the base of Ql. 
By comparing this circuit to the ideal case shown in figure 
2.1, it can be seen that a non-ideal active inductor is 
synthesized by the gyration of the base-emitter capacitance of 
Q2 when looking from the collector to emitter of Q2. 
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Z,n 
Figure 2.3 - BJT realization of active inductor. 
As Campbell [1] has shown, the impedance looking into the 
network of figure 2.4 is given by 
zf (s) +zx (s) +z2 (s) +gnJz1 (s) z2 (s) 
1+Srm2Z2(s) (1 +Z1(s)gml) 
(2.3) 
where 
Z1(s) 
R 
*1 
1 + 
(2.4) 
and 
Z2(S) 
R 1*2 
i + S(~x 2^*2 
(2.5) 
To approximate the ideal gyrator more closely, Zf(s) must 
be a large impedance relative to Z,(s) and Z2(s) so that very 
little current feedback occurs. Thus, a valid approximation 
7 
Figure 2.4 - Small-signal hybrid-pi substitution into 
BJT active inductor. 
is 
Zf(s) +gmlZi(s) Z2{s) > > Z1(s) + Z2(s) (2.6) 
and can be used to simplify the expression for the input 
impedance to 
zf(s) + gmlzx (s) z2(s) 
~ 1+9^2 (S) (1 +Z1(s)gnl) 
(2.7) 
The goal is to synthesize a lossless inductor. However, 
in the event that this circuit can not synthesize a lossless 
inductor, a series resistance term is included to account for 
the loss. It is also desirable to synthesize an inductor 
whose inductance is constant with frequency. Since this may 
also not be possible, the dependence of the inductance and 
resistance upon frequency is explicitly stated. Thus, Z^s) 
above is set equal to R^w) + sL^w) . 
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Solving for Zf(s) results in 
ZAs) = Ri (o>) + g^L^\. + sLiri ((t)) +■ 
iC(s + az) 
'712 
s + s + 
R
n2^n2 ) 
(2.8) 
where 
K = &m2 
*2 
Lin(<*)gml + C%1Rin{<*) - 
R
K2 <-K2 
(2.9) 
i?in(0>) 
Lin(C0) ^ 
R 
a, = 
m, RitlRit2^n2 ’m2 
Lin ( ^ 
'nl 
Rlt2^'lt2 / 
+ Rin^Cxi 
(2.10) 
The first three terms on the right side of equation 2.8 could 
be realized by a resistor in series with an inductor. 
However, their inclusion in the circuit would undermine the 
original intent of the circuit, which was to synthesize an 
inductor. If the impedance represented by the last term of 
equation 2.8 is made much larger than the first three terms, 
then these first three series elements may be neglected. 
Zf (s) 
K(s + Oz) 
S+- S+- 
R
K2^K2 . 
(2.11) 
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In general, a real rational function can be the driving 
point impedance of a one port network if and only if all the 
poles and zeros are simple, lie on the negative real axis, and 
alternate with each other, the first critical frequency being 
a pole [10]. For the function in equation 2.11, this implies 
that the zero must fall between the two poles. Thus there are 
two possible solutions, either 
> 
^n2^n2 
(2.12) 
or 
    > Oz >  — 
^H2<"n2 R~' C- 
(2.13) 
nini 
This realization is in the form of two parallel RC networks 
connected in series as shown in figure 2.5. The values of 
these feedback elements are given by 
Rfi (2.14) 
Cfi = — (2.15) 
Rf2 R“K2^-K2^ (2.16) 
10 
(
~f2 
1 
B 
(2.17) 
with 
A = 
K 
°z~ 
K1 ^~-K 1 , 
•^*2 ^*2 
(2.18) 
B = 
K 
°z~ 
1 
_ 1_ 
(2.19) 
Cf1 Cf2 
Figure 2.5 - Feedback network realization. 
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CHAPTER 3. REALIZABILITY LIMITS OP THE ACTIVE INDUCTOR 
Region of Realizability 
As stated in chapter 2, in order to realize Zf(s) as an RC 
network, it is necessary to have the zero of the driving point 
impedance function for the feedback network lie between its 
two poles. Depending on whether 1/RT1Ct1 is greater or less 
than 1/RT2Cx2, either equation 2.12 or 2.13 apply. It will be 
shown later that which one is greater is determined by the 
bias of Q1 and Q2. In either case, az is bounded on one side 
by 1/RT1CTI and on the other side by 1/RT2Ci2. AS shall now be 
shown, this implies that once the bias is set on Q1 and Q2, 
and therefore the values of the elements in the hybrid-pi 
model are determined, and once the desired value of inductance 
is chosen, there are limits on the range of the series 
resistance that can be synthesized by this circuit. 
First, the limit where az equals 1/RT1Ct1 shall be 
investigated. Setting the right side of equation 2.10 equal 
to 1/RX1Ct1 gives 
■*: 
(3.1) 
Multiplying the denominators of both sides across and 
simplifying yields 
12 
9ml 
C \ Sll 
•^x2 ^*2 / 
+Hia(co)C1(1 
Rin^^^ ^9mlRvL£n{(^) 
"Hi 9W 
R
K2^'%2 9m2 
(3.2) 
■^Ttl^lll 
Two of the terms are present on both side of the equation. 
Eliminating these gives 
Lin <<*>) 9W = Rin (o') ?mlR*lC,i“ 
9ml 
9m2 
Rnl^nl (3.3) 
Solving this for R^w) yields 
(3
’
4) 
9m2 
where the (1) subscript denotes that this is for the case 
where az is set equal to 1/RTICt1. 
The limit where az equals 1/RT2Ct2 is investigated in a 
similar manner. Setting the right side of equation 2.10 equal 
to 1/RT2Cx2 gives 
*ia<«) 9ml R. 
R%2<~*2 
111 
Llal<*) 
R
"K1RK2 ^'*2 
9ml 
1 m2 (3.5) 
Lin(<*)\gmi- 
"Hi 
Rit2^it2 ) 
+Rin(“>) 
Cross-multiplying the denominators and simplifying yields 
Lin(a) \9mi- "Hi 
-^H2^"H2 ) 
= Rin( (0) 9mi^n2^n2 + 
P C \ 
^H2^H2 
R Hi / 
_ 9ml 
*^Hl ^7712 
(3.6) 
^H2 ^"H2 
For this case, there are no terms which cancel. Rewriting to 
get all terms with L^OJ) on one side and all term with R^w) 
on the other yields 
(3.7) 
Solving this for R^w) yields 
TW; -1M 
1 
where the (2) subscript denotes that this is for the case 
where az is set equal to 1/RT2Ci2. 
Plotting the lines given by equations 3.4 and 3.8 on a 
graph with the vertical axis representing R^o) and the 
horizontal axis representing 1^(00) will show the region of 
possible combinations of inductance and series resistance that 
may be synthesized by the circuit once the bias points are 
established. This region of realizability is the region 
between these two lines. 
An example of such a plot is shown in figure 3.1. The 
following circuit elements were used to create this plot: gml = 
0.109 U, Rrl = 977 n, CTl = 4.11 pF, g,2 = 0.342 U, Rt2 = 373 f2, 
= 7.63 pF, Rn = 10.767 kfl, Cn = 0.373 pF, R^ = 9.621 kfl, 
and C(2 = 0.296 pF. The origin of these specific numbers will 
be covered later. They are the result of the Case 1 bias 
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Rin vs Lin 
at 500 MHz 
Figure 3.1 - Plot showing an example of the region of 
realizability of the series resistance vs. inductance 
for the active inductor circuit. 
discussed in chapter 4. For this case, equation 3.4 gives the 
lower bound on R^w) and equation 3.8 is the upper bound. 
Another important parameter related to inductors is the 
quality factor Q of the inductor. Q is defined for any 
circuit as 2n times the ratio of the maximum instantaneous 
energy stored in the circuit to the energy dissipated per 
cycle by the circuit. Q also exhibits a dependence to 
frequency. For an inductor with series resistance, this 
simplifies to [12] 
15 
<?(«) 
(oL = <*Lln(a) 
R Rin («) 
(3.9) 
Obviously, since R^GJ) for the active inductor is bounded, 
Q(a>) must also be bounded. Substituting equations 3.4 and 3.8 
into 3.9 give the value of the two bounds for Q(co) . 
J?(D (w) 
*1 
0)  
+ 1  (3.10) 
£(2) ( ^ ) 
(0 
R"K2^K2 Rn2^-if2 
(3.11) 
1 + 
^mlRitlRn2^-Tt2 
A plot of the region of realizability of Q at 500 MHz for the 
example circuit elements given above is shown in figure 3.2. 
For this case, equation 3.10 gives the upper bound on Q and 
equation 3.11 is the lower bound. 
Maximization of Q 
It is desirable in most applications to have the Q of the 
inductor as high as possible. This brings forth the question 
as to which limit is higher, Q(1)(OJ) or Q®^)? Since higher Q 
implies lower series resistance, it is possible to examine 
equations 3.4 and 3.8 to see which one is the minimum bound. 
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Q vs Lin 
at 500 MHz 
12 
10 
8 
O 6 
4 
2 
0 
0 5 10 15 20 25 30 35 40 45 50 
Lin (nH) 
Figure 3.2 - Plot showing an example of the region of 
realizability of Q vs. inductance for the active 
inductor circuit. 
The point at which the two bounds intercept the R^a)) axis can 
be found by setting L^w) =0. 
(<*>) -0 
’m2 
(3.12) 
Rin(2) <»>| (o) -0 
9m2 1 + 
Rit2^n2 
&mlRnlRit2 C«2 , 
(3.13) 
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From equations 3.12 and 3.13, it can be seen that when RxlCxl is 
greater that RT2Ci2, the R^^o)) intercept is lower than the 
Rj^Cw) intercept. Equations 3.4 and 3.8 show that for this 
case the slope of the line for R^fo)) is less than the slope 
for Rjn^Cw) • Thus, the two lines never intersect and Rin(1)(w) 
represents the minimum bound on R^co) , implying Q(1)(a>) 
represents the maximum bound on Q. The opposite can be said 
for the case when RT2Ct2 is greater than RrlCxl. 
Since the slopes of the R^ and R^ lines are positive, 
the smallest value for the series resistance occurs when the 
minimum bound crosses the L^-axis. When R^ is the minimum, 
equation 3.12 gives this minimum value. Obviously, it must be 
greater than zero, since q^ is positive. When R^ is the 
minimum, equation 3.13 gives this minimum value. Since for 
this case Rx2Cx2 is greater than RxlCxl, then the L^-axis 
intercept must again be greater than zero. In either case, 
the intercept is greater than zero. Thus, a lossless inductor 
cannot be realized with this circuit. 
Equations 2.12 and 2.13 stated that the zero of the 
feedback network driving point impedance must lie between its 
poles. This implies that the realizability boundaries can 
only be approached asymptotically. Equations 2.14 through 
2.19 can be used to examine what happens as these boundaries 
are approached. As az approaches 1/RX iCTl, the value of A 
approaches zero and the value of B approaches K. This implies 
18 
that the value of Ro approaches zero while the value of 
approaches R^C^K, and the value of Cn approaches infinity 
while the value of CR approaches 1/K. Likewise, as az 
approaches 1/Rx2Cx2l the value of B approaches zero and the 
value of A approaches K, implying that the value of R^ 
approaches zero while the value of Rn approaches RT1CT1K, and 
the value of CR approaches infinity while the value of Cn 
approaches 1/K. In other words, the values of Rf, and R^ 
spread farther apart in both cases, as do the values of Cn and 
Cn. Depending on the technology used to implement the active 
inductor, this spreading can have serious implications. For 
example, in an integrated circuit process, it is difficult to 
make resistors or capacitors on chip that differ by more than 
two orders of magnitude. 
Implications to Transistor Biasing 
For the purposes of this thesis, it will be assumed that 
the two transistors Q1 and Q2 are identical. This implies 
that the two transistors can not be biased to the same values 
of collector current and collector-emitter voltage, or else 
the base-emitter poles of both transistors would be the same, 
which would violate the conditions of eguation 2.12 or 2.13. 
If it is also assumed that the collector-emitter voltage is 
the same for both transistors, then they must be biased to 
different collector currents. This leads to the guestion of 
19 
which transistor should have greater collector current, Q1 or 
Q2? 
In order for the small-signal hybrid-pi model assumed by 
Campbell [1] to be valid, the transistors must be biased in 
the active region where VBE > kT/q and < 0, where k is 
Boltzmann's constant, T is absolute temperature, and q is the 
charge of the electron. The following is a summary of a 
discussion by Antognetti and Massobrio for this case [13]. 
The collector current can be related to the base-emitter 
voltage by 
Is* 
<JVBE 
kT (3.14) 
where Is is a constant for a given type of transistor. Given 
that VBE > kT/q, it takes very little variation in VBE to bring 
about an enormous change in Ic. The pertinent elements of the 
hybrid-pi model are given by 
9m (3.15) 
R (3.16) 
9B>^F + CJE ( VBE) + ^JE ^ (3.17) 
where 
20 
CJE ( VBE) 
CJE(Q) (TP J. mE^BE 
-*r\F' s' 
(3.18) 
The parameters 0F, rF/ CJE(0) , F2, F3, mE/ and <pE are all 
constants for a given transistor. Since VBE does not change 
much, CJE(VBE) can also be treated as a constant CJE. 
What can be seen from these equations is that all the 
hybrid-pi parameters are determined by the collector current 
Ic. As Ic increases, gm increases, CT increases, and R„. 
decreases. Multiplying the left and right hand sides of 
equations 3.16 and 3.17 and treating CJE(VBE) as a constant 
equal to CJE gives 
= 
P A F JE 
F F Q J 
kT c 
(3.19) 
So, as Ic increases, R,C„. decreases and the location of the 
base-emitter pole 1/RTCT increases. 
The result of this discussion is that for the case where 
Q2 is biased with more collector current than Ql, the lower 
bound for Rin(o)) is given by equation 3.4 and the upper bound 
for Q(u) is given by equation 3.10. When Ql is biased with 
more collector current that Q2, the lower bound for R^co) is 
given by equation 3.8 and the upper bound for Q(u) is given by 
equation 3.11. But, will one of these conditions result in a 
higher possible Q(co) than the other? 
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In the case where Q2 is biased with more collector current 
than Ql, the expressions for the various hybrid-pi parameters 
can be substituted into equation 3.4 to give 
&in( 1) 
’P*F + 
g 
kT C2 
kT' ■ci 
(3.20) 
This equations shows that R^co) can be decreased by increasing 
Ic2 and by decreasing IC1 The only limits to minimizing R^co) 
and therefore maximizing Q(«) for this condition are the 
physical limits of the transistors used. can be increased 
up to its maximum allowable value. IC1 need only be large 
enough so that Ql can be considered to be active. 
For the case where Ql has more bias that Q2, the answer is 
not as simple. After substituting the hybrid-pi parameter 
expressions into equation 3.8 and simplifying yields 
R in (2) (0>) = 
P F*F + PF^ JE 
kT ■ C2 (3.21) 
PF*F £t-ZC2 + P fCjE P F1FJ^IC2 + CJE (1 + P ^ 
Ki
 \ 1C1/ 
Most physical transistors have J(3F > 1. Since it is already 
assumed that ICi>Ic2/ then 0F > I^/ici* This simplifies the 
denominator of the last term of equation 3.21 to an expression 
that is equal to the denominator of the other term on the 
right side of equation 3.21. Thus, equation 3.21 is 
simplified to 
22 
(3.22) 
Now Rino^) is only a function of Ia and L^u) . As Ia 
approaches zero, the rightmost terms of in the numerator and 
denominator of equation 3.22 become dominant and R^fco) 
becomes inversely proportional to Ia. In other words, 
becomes larger as Ia approaches zero. For very large IQ, the 
leftmost terms of the numerator and denominator of equation 
3.22 dominate and R^Cw) approaches a constant value of 
Li„(w) //3FTf. In order to evaluate what happens between zero and 
infinity, the slope of the function can be evaluated. Taking 
the derivative of R^^GJ) with respect to 1^ gives 
Obviously, the denominator of equation 3.23 is always 
positive, so the only concern is the sign of the numerator. 
For small Ia, the rightmost two terms in the numerator of 
equation 3.23 dominate and indicate that the function has a 
negative slope. For large values of 1^, the leftmost two 
terms in the numerator dominate, but they are of opposite 
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sign. In order for the function to have a minimum for 1^, 
greater than zero, the slope must become positive at some 
point. This will only happen if 
In order to find the value of 1^ at which R^COJ) is a minimum, 
the derivative given in equation 3.23 is set equal to zero. 
The result can be simplified to 
Since 1^ must be greater than zero and equation 3.24 holds, 
then the + sign in the numerator of equation 3.25 applies. 
The model parameters for an NE681 transistor are given in 
Appendix B. For this transistor, (3F (BF) = 185, rF (TF) = 
1.4E-11, and CJE (CJE) = 1.2E-12. Given these values, equation 
3.24 implies that L^w) must be at least 30 nH before R^faj) 
will even have a minimum. Assuming a design value of 50 nH, 
the bias current 1^ would have to be 7.5 mA. This work is 
still being done under the assumption that IC1 is greater than 
Ic2, so for this case IC1 must be greater than 7.5 mA. 
In the event that the desired inductance does not satisfy 
equation 3.24, there is no minimum in the R^^OJ) function of 
equation 3.22. In this case R^^o)) decreases as Ia increases. 
The best that can be attained is to set I^ as close as is 
Lin((lb) Cjg > Pj-Tj;.2 (3.24) 
tain Rini2) (a) 
(3.25) 
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comfortable to IC1 without exceeding Icl. In this case RT2Ct2 is 
nearly equal to RT1Ct1 and equation 3.8 can be simplified to 
*ia(2) <“> = Lin(<*) 3.26) 
•
i
'«2'"'rt2 =>m2 
Design Methodology 
For this study, the following methodology was used to 
arrive at values for the various elements of the circuit to be 
simulated, which is shown in figure 3.3. All the simulations 
mentioned in this thesis were run on the Evaluation Version of 
PSpice by MicroSim Corporation, Irvine, California. Any Spice 
simulation software package could be used. PSpice was chosen 
because its includes a post-simulation graphics processing 
capability called Probe. PSpice is also readily available in 
its evaluation form, which even though limited, is sufficient 
for the purposes of this thesis. 
First, transistors are selected and their Gummel-Poon 
model parameters are obtained. For this study, the model 
parameters were obtained from the transistor vendor. 
The voltage sources V_CE and V_CC are set to the levels 
desired for the collector-emitter voltages of Q2 and Ql, 
respectively. The resistors R_CEB and R_CCB and the voltage 
sources V_CEB and V_CCB are then adjusted until the desired 
collector currents are attained in Q2 and Ql. This current 
25 
Figure 3.3 - Schematic of circuit used for simulation. 
can be checked by performing a PSpice run with the .OP 
statement used to print a table of the operating points of Q1 
and Q2. It can take several iterations of adjusting before 
the desired operating point is obtained. 
Once the desired operating point is obtained, the table 
produced by the .OP statement also gives the values of gm 
(GM) , RT (RPI) , and CT (CBE) , which are the parameters for the 
hybrid-pi model for the two transistors. Now that the values 
of these parameters are known, the equations given earlier can 
be used to arrive at values for the feedback elements in the 
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circuit that are necessary to realize the intended inductance 
and series resistance. 
Rather than manually perform these calculations 
repeatedly, a program was written in Microsoft Quick-C to do 
this task. A brief users guide and a source listing of this 
program are given in Appendix A. This program asks for the 
pertinent hybrid-pi parameters of the two transistors and the 
desired value of L^. It then responds with the minimum and 
maximum values of R^, that are realizable, recommends the 
geometric mean of these two values, and asks for the desired 
value. Once this information is typed in, the program 
responds either with the values of the four components in the 
feedback network or a message saying that the desired and 
R^ cannot be realized. It then asks if the user would like to 
try another value of and R^ for the same hybrid-pi 
parameters. 
The values of all the components in the circuit are now 
defined and can be entered into the PSpice netlist for 
simulation. 
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CHAPTER 4. DISTORTION CAUSED BY THE ACTIVE INDUCTOR 
Slightly Nonlinear Networks 
The general theory of nonlinear networks is extremely 
broad. A very useful subset of this theory deals with 
networks that can be described by analytic transfer functions 
[14]. For the purposes of this thesis, such a network will 
be called slightly nonlinear. 
Any analytic function f(x) can be expanded into a Taylor 
series about a point x=a [15], i.e. 
fix) = f(a) + f'ia) ix-a) +••■+ f <fl> (<a) (x~a)n + ... (4.1) 
n\ 
Since slightly nonlinear networks can be characterized by 
analytic transfer functions, each transfer function can be 
expanded into a Taylor series representation about some 
nominal operating point. When such a network is excited by a 
sinusoidal forcing function such as x=Acos (wt+<p) , the forced 
output can then be represented by the Taylor series expansion 
with Acos(o)t+<,£>) substituted in for x. Expanding each term 
produces various integer powers of cos (ut+<p) . These can then 
be rewritten into terms that are sinusoids at integer 
harmonics of the fundamental frequency w using trigonometric 
identities. The result can then be written as 
oo 
fit) = £ AnCOS (fl(0t+<j>n) 
12* 0 
(4.2) 
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Thus, when a slightly nonlinear network is excited by a 
sinusoidal forcing function, the forced response will be a 
periodic function made up of components at the fundamental and 
harmonic frequencies of the forcing function. 
Large-Signal Impedance 
Impedance is, by definition, the ratio of the complex 
voltage across a network port relative to the complex current 
into that port [16]. The impedance at a particular 
frequency looking into a network port can be determined by 
applying a sinusoidal forcing function, either a voltage or 
current, to the port, and observing the resulting forced 
response, either a current or voltage. For a linear network, 
the response will also be a sinusoid at the same frequency as 
the forcing function. The impedance will then simply be the 
ratio of the complex voltage and the complex current. For a 
linear network, this ratio will be the same regardless of the 
amplitude of the forcing function. 
When the network is slightly nonlinear, a sinusoidal 
forcing function will not necessarily produce a sinusoidal 
response. However, the response will be periodic with a 
fundamental component at the frequency of the sinusoidal 
forcing function. Since the networks that will be dealt with 
in this work are intended to synthesize impedance transfer 
functions that are positive real (i.e. their poles are in the 
right half plane and exclude the jco axis) , the Fourier 
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transform of the transfer function is equivalent to the 
Laplace transform of the transfer function with s = joj [17]. 
Thus, the impedance can be found by taking the ratio of the 
Fourier transform of the steady-state forced response and the 
Fourier transform of the steady-state forcing function. Here 
the fundamental impedance Zu of a network will be defined as 
the ratio of the complex voltage component at the fundamental 
frequency to the complex current component at the fundamental 
frequency. Obviously, there are also cross harmonic 
impedances Zmn formed by taking the ratio of the complex 
voltage component at the mth harmonic to the complex current 
component at the nth harmonic. When the forcing function is 
sinusoidal, only the Zml are obtained. 
It should be noted that these impedances will in general 
not be independent of the amplitude of the forcing function. 
However, for slightly nonlinear networks the amplitude of the 
forcing function can usually be lowered to the point where 
further reduction in the amplitude will no longer produce a 
significant change in the value of the fundamental impedance. 
In other words, the magnitudes of the harmonics of the 
response are insignificant relative to the magnitude of the 
fundamental. Another way to view this is that the cross 
harmonic impedances become insignificant relative to the 
fundamental impedance. Below this amplitude, the response of 
the network can be considered linear and the impedance is a 
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small-signal impedance made up of only the fundamental 
impedance. Above this amplitude, the network must be 
considered nonlinear and the large-signal impedance is a 
matrix made up of the fundamental impedance and the cross 
harmonic impedances. Of course, this boundary between small- 
signal and large-signal behavior is not a well defined one and 
its location must be made on a case by case basis. 
Impedance Distortion 
If a network can be characterized by a linear transfer 
function, then the forced response will be a scaled replica of 
the forcing function. A network that is characterized by a 
nonlinear transfer function does not necessarily produce a 
forced response that is a scaled replica of the forcing 
function. In other words, the forced response is a distorted 
version of the forcing function. 
There are several ways to quantify distortion, such as 
harmonic distortion and intermodulation distortion. For a 
network that is driven by a single sinusoidal forcing 
function, harmonic distortion is the method that is most 
sensible. When a slightly nonlinear network is driven by a 
sinusoidal forcing function, the forced response will be a 
periodic waveform made up of frequency components at the 
fundamental and harmonics of the frequency of the forcing 
function. Second harmonic distortion is the ratio of the 
magnitude of the second harmonic of the forced response to the 
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magnitude of the fundamental component of the forced response. 
Nth harmonic distortion is the ratio of the magnitude of the 
Nth harmonic to the magnitude of the fundamental. Total 
harmonic distortion (THD) is the ratio of the square root of 
the sum of the squares of magnitudes of all the harmonics to 
the magnitude of the fundamental [18], and is usually 
expressed in percent, i.e. 
\E (4.3) 
%THD = -J-S=2  x 100 
where A„ is the magnitude of the nth harmonic. 
For example, if a sinusoidal current forcing function is 
applied to a nonlinear one-port network and the resulting 
voltage forced response across the port is a nonsinusoidal 
periodic function, then distortion has occurred. This also 
could be viewed as a distortion of the impedance looking into 
the one-port, because in addition to the lone fundamental 
impedance, there are now significant cross harmonic 
impedances. This could then be quantified in terms of 
harmonic distortion and total harmonic distortion. 
Distortion Mechanisms of the Active Inductor 
An ideal lossless, linear inductor obeys the following 
relationship between the voltage across it and the current 
through it: 
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(4.4) 
where L is by definition the inductance of the inductor. When 
a sinusoidal current is forced through the inductor, a 
sinusoidal voltage is generated across the inductor that leads 
the current by 90° of phase. Put in phasor notation: 
Ideal inductors do not dissipate power. Physical 
inductors, however, are always lossy. This loss can be 
modelled as a resistance in series with the inductance. For a 
lossy linear inductor, the phasor relationship is then 
As long as the forcing function applied to the active 
inductor circuit presented earlier can be considered small- 
signal, it too will exhibit the relationship between the 
voltage and current that characterizes an inductor. However, 
as the forcing function is increased in amplitude, at some 
point the forced response will contain significant harmonic 
content. 
There are several mechanisms that can cause the active 
inductor circuit to become nonlinear. From the theory 
presented earlier, the value of the inductance is determined 
V = J0)LJ (4.5) 
V = (R + joiL) I (4.6) 
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by the value of the feedback elements and the hybrid-pi model 
components. It will be assumed that the feedback elements are 
linear. When a transistor is driven with a large signal, the 
constant operating point assumption is no longer valid, i.e. 
the operating point varies as the drive signal swings from 
positive to negative peaks in a sinusoidal fashion. Thus, the 
hybrid-pi model components are not constant, but time varying, 
resulting in a distortion of the forced response. 
A more pronounced distortion mechanism is caused by 
current limiting. The distortion should rapidly increase when 
the peak amplitude of the AC current through either transistor 
exceeds its DC bias current. Since Q1 is driving Q2, the 
magnitude of the AC current in Q1 is much less than in Q2, so 
Q2 will be the first transistor to go into current limiting. 
At the moment the current source driving the circuit tries to 
sink an amount of current equal to the bias current of Q2, the 
circuit can no longer provide current to Q2 and the transistor 
will cut off. This will result in a distortion of the voltage 
across the transistor. The exact shaping of the voltage while 
Q2 is cut off depends upon the impedance of the circuit that 
remains with Q2 removed. Since the voltage will be affected 
only during the negative peak and remain sinusoidal during the 
positive peak, the harmonic content can be expected to be 
primarily even ordered. 
Another potential limiting mechanism is when the impedance 
of the inductor is so high that the resulting voltage waveform 
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pushes Q2 into saturation. This mechanism will again affect 
only the negative half cycle of the voltage and result in 
primarily even ordered harmonics. 
Distortion Simulation Results 
For this study, it will be assumed that the Gummel-Poon 
model as implemented in PSpice [19] accurately predicts the 
behavior of a bipolar junction transistor. Accurate modelling 
of the performance of bipolar junction transistors is an 
endeavor that has a history as old as the BJT itself. The 
Gummel-Poon model attempts to address more aspects of the 
behavior of a BJT than any other commonly available model. An 
extensive discussion of bipolar transistor modelling can be 
found in Getreu [20]. 
The transistor used for this work will be the NE681 from 
NEC for the sole reason that the vendor provides values for 
the various parameters of the Gummel-Poon model. The vendor- 
supplied parameters are presented in Appendix B. 
Two active inductor circuits were developed and studied by 
means of simulations on PSpice. The first, which will be 
referred to as Case 1, has the bias for Q1 set at 8 V and 3 mA 
and Q2 at 8 V and 10 mA. Choosing an inductance of 5 nH 
forces Rj,, to lie between 4.169 n and 4.692 n. A value of 4.4 
n was chosen. Case 2 has a Q1 bias of 8 V at 3 mA and Q2 at 8 
V and 50 mA. An inductance of 5 nH forces a range of 1.975 n 
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to 2.584 n for Rj,,. It was chosen to be 2.25 fi. The small- 
signal hybrid-pi model parameters for the transistors under 
these biases, as well as the designed values of inductance and 
resistance and the values of the feedback elements to achieve 
the design goals are summarized in Table 4.1. The PSpice 
netlists for these circuits can be found in Appendices C and 
D, respectively. 
Table 4.1 - Summary of simulated circuit parameters. 
Parameter Case 1 Bias Case 2 Bias 
*?ml 0.109 U 0.109 U 
<3m2 0.342 U 1.37 U 
Kl 977 n 977 n 
RX2 373 n 69.i n 
cri 4.11 pF 4.11 pF 
C.2 7.63 pF 39.1 pF 
1% 5.00 nH 5.00 nH 
Rin 4.4 n 2.25 n 
Rfl 10767 n 8471 n 
Cfi 0.373 pF 0.474 pF 
Rf2 9621 n 6891 n 
0.296 pF 0.392 pF 
Results of small-signal (AC) SPICE simulations of Case l 
and Case 2 are shown in figures 4.1 and 4.2 respectively. 
They show that the inductance and resistance is relatively 
flat from 100 MHz to 1 GHz. The inductance simulated is 
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Figure 4.1 - Small-signal simulation results showing (a) 
inductance and (b) resistance of Case 1 circuit. 
Figure 4.2 - Small-signal simulation results showing (a) 
inductance and (b) resistance of Case 2 circuit. 
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within 5% of the design value across this frequency band in 
both cases. The series resistance, however, is about twice as 
much as the design value in both cases. The rolloff at the 
low frequency is due to the coupling capacitors used. If 
larger value capacitors are used, the flatness of the 
inductance will extend lower in frequency. The high frequency 
rolloff is due to the circuit itself. As the frequency 
increases, the simple three element hybrid-pi model looses 
validity and thus the theory used to develop the circuit is no 
longer applicable. This phenomenon was covered by Campbell 
[1]. 
The large-signal behavior of the active inductor circuit 
was studied in the time domain by using the transient analysis 
feature of PSpice. The .FOUR statement will produce a table 
of the magnitude and phase of the fundamental through ninth 
harmonic of any node voltage or branch current desired, as 
well as a value for the total harmonic distortion limited to 
the first nine harmonics. Care was taken to insure that all 
the transient responses of the circuit had been sufficiently 
damped out before the Fourier transform was taken by extending 
the simulation time out as far as needed. Thus, the Fourier 
transform can be considered a transform of the steady-state 
response of the circuit. 
A check can be made to verify that the transient analysis 
provides results for low-level signals which compare favorably 
with the results of the AC analysis. The magnitude and phase 
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of the voltage across the circuit at the fundamental frequency 
can be read from the Fourier component table printed by the 
transient analysis. This is then divided by the magnitude of 
the drive current, resulting in the impedance looking into the 
circuit. The inductance and resistance can then be computed. 
Table 4.2 provides a summary of inductance and resistance 
results from both the AC and transient analyses at several 
frequencies. The results from both methods are generally in 
good agreement, within 10%. The lack of agreement gets worse 
as the frequency gets lower. This may be due to the fact that 
the vendor supplied model for the transistor is tailored for 
higher frequency validity, as noted in Appendix B. 
In the theory developed earlier, it was assumed that the 
impedance of the feedback network was much larger than the 
impedance looking into the collector of Q2. This would imply 
that the current into the active inductor flows primarily into 
Q2. Figure 4.3 shows the results of a simulation that was 
performed to observe the time-domain currents in Q1 and Q2 to 
verify this assumption. 
Since the AC current through Q1 is much smaller than for 
Q2, the bias current through Q1 does not have to be as large 
as Q2 to avoid distortion. However, it cannot be made 
arbitrarily small. Q1 must be able to provide sufficient 
drive to Q2. Thus, a safe limit for the bias current of Q1 
would be not less than a factor of one over the AC beta of Q2 
less than the bias current of Q2. This should provide 
39 
Table 4.2 - AC and transient analysis results comparison. 
Frequency 
Lin Rin Li„ Ri„ 
Case 1 AC Case 1 Transient 
100 MHz 5.01 nH 7.72 n 6.76 nH 8.94 n 
200 MHz 5.62 nH 8.37 n 5.91 nH 9.93 n 
500 MHz 5.61 nH 11.6 n 5.70 nH 13.5 n 
1000 MHz 5.11 nH 22.5 n 5.06 nH 23.9 n 
Case 2 AC Case 2 Transient 
100 MHZ 5.58 nH 3.92 n 6.56 nH 4.09 n 
200 MHz 5.75 nH 4.43 n 6.06 nH 4.92 n 
500 MHZ 5.67 nH 7.55 n 5.64 nH 9.22 n 
1000 MHZ 5.23 nH 18.4 n 5.23 nH 18.6 n 
sufficient drive to Q2 without Q1 itself contributing to the 
distortion. 
Figure 4.4 shows, for Case 1, the voltage across the 
inductor for AC current drives of 2, 3, 5, 7, and 10 mA peak. 
The voltage maintains a relatively sinusoidal shape up to the 
point where the peak amplitude of the current drive equals the 
bias current through Q2. When the peak current drive is equal 
to the Q2 bias current, Q2 will become cut off during the 
negative peak of the current swing, because the circuit is 
being forced to source more current than the Q2 bias, leaving 
none to flow through Q2. The voltage waveform shows an 
obvious departure from an ideal sinusoid at this drive level. 
Further increases in drive level will only increase this 
departure from a sinusoidal response. 
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Figure 4.3 - Collector currents through Q1 and Q2. Q1 is 
DC offset by 3 mA and Q2 by 10 mA in order to get both 
on the same plot. 
A plot of the amplitudes of the second through seventh 
harmonics, normalized to the amplitude of the fundamental, of 
the active inductor voltage at various drive levels for Case 1 
is shown in figure 4.5. As expected, the second harmonic 
rises sharply once the peak current reaches the 10 mA (20 
dBmA) bias current of Q2. A plot of %THD is shown in figure 
4.6. The %THD is primarily determined by the amplitude of the 
second harmonic. 
As can be seen from figures 4.7 and 4.8, the distortion 
stays relatively flat for low levels of drive. As the peak 
drive level increases to about half the value of the bias 
current through Q2, the distortion begins to rise into the 7 
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□ 2mA «3mA *5mA 77mA o10mA drive levels 
Figure 4.4 - Voltage across the inductor for current drives 
equal to 2, 3, 5, 7, and 10 mA peak. 
to 10 percent range. At peak levels equal to the Q2 bias 
current, the distortion is now in the 15 to 25 percent range. 
Figures 4.1 and 4.2 show that the resistance and 
inductance remain relatively constant from 100 MHz to 1 GHz. 
As the frequency of the drive current is increased, there will 
then be a greater voltage across the circuit, since the 
impedance of an inductor increases with frequency. As the 
voltage across the circuit increases, the assumption of small 
signal operation of the transistors becomes less valid. It is 
reasonable, then, to expect the distortion to become worse as 
the frequency of operation increases when the current drive 
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level is held constant. Figures 4.7 and 4.8 show that the 
distortion becomes worse at higher frequencies. 
Another feature of figures 4.5, 4.6, 4.7, and 4.8 which is 
worth noting is the apparent increase in distortion at the 
lower drive levels. This was found to be due to the 
tolerances of the computations being performed by PSpice. At 
the lower drive levels, these tolerances become significant 
relative to the magnitude of the small AC waveforms. The 
relative tolerance of the computations can be adjusted by 
changing the RELTOL parameter within PSpice. It defaults to a 
value of 0.001. It was found that setting RELTOL to a value 
of 0.0001 will eliminate the apparent distortion at the lower 
drive levels. 
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Driv« (i£ mA pec*) 
Figure 4.5 - Harmonic content at various drive 
(normalized to the amplitude of the fundamental). 
levels 
Figure 4.6 
levels. 
Total harmonic distortion at various drive 
44 
Figure 4.7 - Total harmonic distortion vs drive level at 
various frequencies for Case 1. 
Figure 4.8 - Total harmonic distortion vs drive level at 
various frequencies for Case 2. 
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CHAPTER 5. BIAS CONSIDERATIONS FOR IMPROVED POWER UTILIZATION 
Passive inductors are usually limited in their signal 
handling capability only by the physical constraints of the 
materials used in their fabrication. The AC voltage across 
the inductor is usually limited by the breakdown voltage of 
some type of insulating material used to encase the coil, 
including air. The current handling capability is limited by 
the current capacity of the conductor used for the coil or the 
saturation of the core. However, for an active inductor, the 
signal handling capability will most likely be limited by the 
electrical configuration of the circuit used to synthesize the 
inductor. As was discussed in the previous chapter, 
significant distortion occurs when the active inductor is 
driven too hard. 
The passive inductor provides this signal handling 
capability at no cost in terms of DC power dissipation. The 
active inductor, however, requires DC power to bias up the 
active elements within the circuit. 
The bias current of Q2 is the important factor in 
determining the maximum drive level for a given amount of 
distortion. Data from the simulations performed in the 
previous chapter are presented in figure 5.1. This figure 
shows that, at a fixed frequency and given distortion level, 
the drive level is approximately linearly related to the Q2 
bias current, when voltage limiting does not occur. 
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Q2 bias current (mA) 
Figure 5.1 - Peak current drive vs. Q2 bias current for 
fixed levels of distortion at 500 MHz. 
The bias current of Q1 is not nearly as important and can 
be set small enough compared to Q2 that it can be ignored. If 
an active inductor is being used in an application that 
demands distortion of less than 25%, then the minimum bias of 
Q2 must be egual to the maximum peak current level that the 
driving source will force through the inductor. 
Ipk-ac * *dc ( 5 * 1) 
The voltage supplied to the collector of Q2 also enters 
directly into the power utilization trade-off. For best 
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utilization, this voltage should come directly from the DC 
supply through a choke, otherwise additional DC power will be 
dissipated in a collector resistor. The collector-emitter 
voltage of Q2 should be kept as small as possible. However, 
there will once again be distortion if the negative voltage 
swing exceeds the collector voltage of Q2 minus the collector- 
emitter saturation voltage, 
Vpk-ac ^ ^dc ” ^ce(saC) (5.2) 
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CHAPTER 6. CONCLUSIONS 
Summary 
The previously published theory underlying the bipolar 
active inductor circuit used for this study was reviewed. The 
region of realizable series resistance that is possible once a 
value for the inductance is selected was explored. Bias 
considerations to maximize the guality factor of the inductor 
were investigated. The bias condition where the collector 
current of Q2 is made as large as possible and for Q1 is made 
as small as possible results in the greatest limiting value 
for Q. It was also shown that this circuit cannot realize a 
lossless inductor. 
The concept of a slightly nonlinear network was defined, 
as was large-signal impedance and impedance distortion. The 
possible distortion mechanisms of the active inductor were 
discussed. The level at which distortion occurs is primarily 
determined by the bias on Q2. Simulations using PSpice were 
performed using AC, transient, and Fourier analysis to 
demonstrate the nonlinear performance of the active inductor 
as it was driven into current limiting. The results showed 
that at low drive levels, the small-signal and large-signal 
impedances were in good agreement. The results also showed 
that at peak current drive levels equal to the bias current of 
Q2, the distortion rises into the range of 16 to 25 %. The 
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distortion at this point is primarily contained in the second 
harmonic. 
In order to avoid significant distortion, the bias current 
on Q2 must be set equal to or greater than the peak value of 
the AC current drive. It was shown, however, that the power 
dissipation of the circuit can be reduced by reducing the bias 
on Q1 without compromising the performance of the circuit. 
Thus, the bias considerations that serve to increase Q, 
reduce distortion, and increase the utilization of DC power 
are not conflicting. 
Future Work 
There are several areas of continued study that are 
implied by this work. 
The case where az is set equal to 1/RXC, may bear an 
alternative realization for the active inductor. Also, the 
case where RX1Ct1 is greatly different than RT2Cr2 should be 
looked in to, as this would open up the region of 
realizability and give the circuit designer greater freedom. 
A study of what happens if it is not assumed that the two 
transistors are identical, such as two transistors on a MMIC 
that have different base areas, would be interesting. What 
would be the implications to Q maximization and biasing? 
Which transistor should be bigger? 
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Applying local feedback around the two transistors would 
extend their bandwidth of their response at the expense of 
lowering their gain. Would this be of any benefit in terms of 
realizing an active inductor? 
It would be good to verify the results of this work 
experimentally by building several of the circuits shown and 
measuring distortion at various drive levels and frequencies. 
Another area is to attempt to use the models for higher 
bias current transistors to design an inductor that could be 
driven into voltage limiting and study the distortion 
characteristics of this mechanism alone and of simultaneous 
current and voltage limiting. 
This study also should be repeated using models of MMIC- 
based transistors such as silicon bipolar and GaAs 
heterojunction bipolar processes. A study of the 
realizability limits, distortion and power utilization of the 
various FET active inductor circuits that have been proposed 
in the literature would be advised. 
Another area that needs to be investigated is the noise 
characteristics of active inductor circuits. Since they are 
active, their noise will most likely be greater than that of a 
passive inductor. 
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APPENDIX A: ACTIVE INDUCTOR DESIGN PROGRAM 
A program was written in C to aid in the design of the 
active inductor circuit discussed in this thesis. Once this 
program is entered and compiled properly, it is guite simple 
to run. Simply type "ind" to run the program. The user will 
then be prompted one at a time for the following parameters of 
the two bipolar transistors used in the circuit: gml, gaa, Rt1, 
Rt2, CTJ, and Cv2. The user will then be prompted to enter the 
desired value for the inductance of the circuit, L^. The 
program will then compute the limits on to make the circuit 
realizable. It will suggest the geometric mean value of these 
two limits, and then prompt the user to enter the desired 
value of Rj,,. 
Upon completing this entry, the program will compute the 
values of the various feedback circuit elements. If data is 
entered that renders the circuit unrealizable, a message to 
this effect will be output. Otherwise, a table of all the 
circuit element values, both entered and computed, will be 
output to the screen. 
The user will then be asked if another try for different 
values of L;,, and R^ would like to be made. An answer of "N" 
will stop execution of the program. An answer of "Y" will 
again prompt the user for a desire value of L^, show limits 
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and suggest a value for R;,,, and ask for the desired value of 
Ri,,. The computations will again be performed and circuit 
elements displayed with the transistor hybrid-pi parameters 
left unchanged. This loop can be repeated as necessary. 
No attempt has been made to check entered data for 
reasonableness or errors. Therefore, the burden is upon the 
user to enter good data. 
A sample run follows. The user inputs are denoted by a > 
>ind 
Type in value of gml 
>.109 
Type in value of gm2 
>.342 
Type in value of Rpil 
>977 
Type in value of Rpi2 
>373 
Type in value of Cpil 
>4.lle-12 
Type in value of Cpi2 
>7.63e-12 
Type in desired value of Lin 
>5e-9 
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Rin must lie between 4.16992e+000 and 4.6922e+000 ohms, 
suggest 4.4229e+000 
Type in desired value of Rin 
4.4 
gml = 1.000e-001 
Rpil = 9.7700e+002 
Cpil = 4.1100e-012 
Lin = 5.0000e-009 
Rfl = 1.07 67e+004 
Rf2 = 9.6214e+003 
gm2 = 3.42e-001 
Rpi2 = 3.7300e+002 
Cpi2 = 7.6300e-012 
Rin = 4.4000e+000 
Cfl = 3.7293e-013 
Cf2 = 2.9580e-013 
Want to try another value of Lin and Rin ? 
>N 
The program listing follows: 
/* IND.C: Asks for simple hybrid PI parameters of two transistors, */ 
/* asks for Lin desired, 
*/ 
/* then computes minimum and maximum value of Rin that is obtainable, 
*/ 
/* asks for Rin desired and then calculates value of 
*/ 
/* feedback elements necessary to realize this as an active inductor 
*/ 
/* using the topology shown in Campbell's thesis. 
*/ 
#include <stdio.h> 
#include <float,h> 
#include <math,h> 
main() 
{ 
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double gml, gm2, rpil, rpi2, cpil, cpi2, l_in, r_in, liml, 111112, sugg_r; 
double polel, pole2, k, sigma_z, a, b, rfl, rf2, cfl, cf2; 
double min_r, max_r; 
char temp[40], ans; 
puts( "Type in value of gml" ); 
scanf( "%40s", temp ); 
gml = atof( temp ); 
puts( "Type in value of gm2" ); 
scanf( "%40s", temp ); 
gm2 = atof( temp ); 
puts( "Type in value of Rpil" ); 
scanf( "%40s", temp ); 
rpil = atof( temp ); 
puts( "Type in value of Rpi2" ); 
scanf( "%40s", temp ); 
rpi2 = atof( temp ); 
puts( "Type in value of Cpil" ); 
scanf( "%40s", temp ); 
cpil = atof( temp ); 
puts( "Type in value of Cpi2" ); 
scanf( "%40s", temp ); 
cpi2 = atof( temp ); 
{ 
puts( "Type in desired value of Lin" ); 
scanf( "%40s", temp ); 
l_in = atof( temp ); 
polel = 1 / ( rpil * cpil ); 
pole2 = 1 / ( rpi2 * cpi2 ) ; 
liml = l__in * polel + 1/ gm2 ; 
lim2 = * pole2 + (l/gm2)*gml/(gml + 1/rpil - cpil/(rpi2*cpi2)); 
sugg_r = sqrt( liml * lim2 ); 
if( liml > lim2 ) 
{ 
min_r = lim2; 
max_r = liml; 
> 
else 
{ 
min_r = liml; 
max^r = lim2; 
> 
printf( "Rin must lie between %1.4e and %l,4e ohms, suggest %1.4e\n", 
min_r, max^r, sugg_r ); 
puts( "Type in desired value of Rin" ); 
scanf( "%40s", temp ); 
r_in = atof( temp ); 
printf( "\ngml = %1.4e gm2 = %1.4e\n", gml, gm2 ); 
printf( "Rpil = %1.4e Rpi2 = %1.4e\n", rpil, rpi2 ); 
printf( "Cpil = %1.4e Cpi2 = %1.4e\n", cpil, cpi2 ); 
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printf( "Lin = %1.4e Rin = %1.4e\n", l_in, r_in ); 
k = gm2 *( l_in*gml + cpil*r_in - l_in*cpil*pole2 ) / (cpil*cpi2) 
sigma_z = r_in*(gml + 1/rpil) - (l_in*pole2)/rpil - gml/gm2; 
sigma_z = sigma_z /( l_in*( gml - cpil*pole2 ) + r_in*cpil ); 
a = k* ( sigma_z - polel )/( pole2 - polel ); 
b = k*( sigma_z - pole2 )/( polel - pole2 ); 
rfl = rpil*cpil*a; 
cfl = 1/a; 
rf2 * rpi2*cpi2*b; 
cf2 = 1/b; 
/* printf( "K = %1.4e Sigma_z = %1.4e\n", k, sigma_z ); 
printf( "A = %1.4e B = %1.4e\n", a, b ); 
if ( l ( ( (polel>sigma_z)&&(sigma__z>pole2) )jj( 
(pole2>sigma_z)&&(sigma_z>polel) ) ) ) 
{ 
printf( "Not physically realizable, zero is not between 
poles\n" ); 
printf( "Polel = %1.4e Zero = %1.4e Pole2 = %1.4e\n", 
polel, sigma_z, pole2 ); 
> 
printf( "\nRfl = %1.4e Cfl = %1.4e\n", rfl, cfl ); 
printf( "Rf2 = %1.4e Cf2 = %1.4e\n\n", rf2, cf2 ); 
puts( "Want to try another value of Lin and Rin ?" ); 
ans = getch(); 
> while( ans i= 'N' && ans i= 'n' ); 
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APPENDIX B: NE681 MODEL PARAMETERS 
* FILENAME : NE68100.MDL 
* NEC PART NUMBER: NE68100 
* CEL DERIVED : MAY 1991 
* BIAS CONDITIONS: VCE=8V, IC=7mA and VCE=8V, IC=20mA 
* FREQ RANGE FOR SIMULATION VERIFICATION: 1.5GHZ TO 10GHZ 
* BASE: TOTAL 1 WIRE, 1 PER BOND PAD, 0.0134" (340um) 
* LONG EACH WIRE 
* COLLECTOR:TOTAL 1 WIRE, 1 PER BOND PAD, 0.0083" (210um) 
* LONG EACH WIRE 
* EMITTER: TOTAL 2 WIRES, 2 PER SIDE, 0.0176" (446um) 
* LONG EACH WIRE 
* WIRE: 0.0007" (17.8um) DIAMETER GOLD 
* BOND WIRE INDUCTANCES USED FOR SIMULATION ARE: 
* Lb=.18E-9 Lc=.01e-9 Le=.15E-9 
* CHIP CAPACITANCES USED FOR SIMULATION ARE: 
* C(base to collector)=.07pF C(collector to emitter)=.OlpF 
.MODEL NE681 NPN 
+ IS=2.7E-16 BF=185 NF=1.02 VAF=15 IKF=0.055 
+ ISE=1.77E-11 NE=2.1 BR=1 VAR=0 IKR=0 
+ RB=12 RE=.6 RC=8 CJE=1.2E-12 VJE=.77 MJE=.5 
+ TF=1.4E-11 CJC=.8E-12 VJC=.27 MJC=.56 XCJC=0 
+ ITF=.1 IRB=12e-6 NR=1 RBM=3.7 TR=.3e-9 
+ VTF=2 5 XTF=3 
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APPENDIX C: NETLIST FOR CASE 1 
* ACTIVE INDUCTOR, CASE 1 BIAS 
* 
.INCLUDE NE68100.MDL 
.PARAM DRV = .02 
.AC DEC 40 1MEG 10G 
.STEP PARAM DRV LIST .0001 .0002 .0005 .001 .002 .005 .01 
* 
* Include for 100 MHz analysis. 
*.TRAN 0.02442002NSEC 300NSEC 200NSEC 0.02442002NSEC 
*.FOUR 100MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 100MEG 0 0 0) AC 1 
* 
* Include for 200 MHz analysis. 
*.TRAN 0.012210012NSEC 250NSEC 200NSEC 0.012210012NSEC 
*.FOUR 200MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 200MEG 0 0 0) AC 1 
* 
* Include for 500 MHz analysis. 
*.TRAN 4.8840048PSEC 220NSEC 200NSEC 4.8840048PSEC 
*.FOUR 500MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 500MEG 0 0 0) AC 1 
* 
* Include for 1000 MHz analysis. 
*.TRAN 0.002442002NSEC 210NSEC 200NSEC 0.002442002NSEC 
*.FOUR 1000MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 1000MEG 0 0 0) AC 1 
.OP 
.OPTIONS ITL5=0 
.PROBE V([IN]) I(C_IN) 
R_IN 0 INPUT 1MEG 
C_IN INPUT IN 1U 
L_CCE 6 9 1U 
L_CCB 4 10 1U 
C_COUP 5 6 1U 
C_BLK 4 3 1U 
L_CEB 5 8 1U 
L_CEC IN 7 1U 
R_CEB 11 8 88.IK 
R_CCB 12 10 99K 
R_FB2 2 3 9621 
C_FB2 2 3 0.296PF 
R_FB1 IN 2 10767 
C_FB1 IN 2 0.373PF 
V_CCB 12 9 DC 5.1V 
V_CE 7 0 DC 8V 
V CC 0 9 DC 8V 
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V_CEB 11 0 DC 9.8V 
Q1 0 4 6 NE681 
Q2 IN 5 0 NE681 
.END 
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APPENDIX D: NETLIST FOR CASE 2 
* ACTIVE INDUCTOR, CASE 2 BIAS 
* 
.INCLUDE NE68100.MDL 
.PARAM DRV = .02 
.AC DEC 40 1MEG 10G 
.STEP PARAM DRV LIST .0001 .0002 .0005 .001 .002 .005 .01 
+ .05 
* 
* Include for 100 MHz analysis. 
*.TRAN 0.02442002NSEC 300NSEC 200NSEC 0.02442002NSEC 
*.FOUR 100MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 100MEG 000) AC 1 
* 
* Include for 200 MHz analysis. 
*.TRAN 0.012210012NSEC 250NSEC 200NSEC 0.012210012NSEC 
*.FOUR 200MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 200MEG 0 0 0) AC 1 
* 
* Include for 500 MHz analysis. 
*.TRAN 4.8840048PSEC 220NSEC 200NSEC 4.8840048PSEC 
*.FOUR 500MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 500MEG 0 0 0) AC 1 
* 
* Include for 1000 MHz analysis. 
*.TRAN 0.002442002NSEC 210NSEC 200NSEC 0.002442002NSEC 
*.FOUR 1000MEG V([IN]) I(C_IN) 
*I_IN 0 INPUT SIN(0 {DRV} 1000MEG 000) AC 1 
.OP 
.OPTIONS ITL5=0 
.PROBE V([IN]) I(C_IN) 
R_IN 0 INPUT 1MEG 
C_IN INPUT IN 1U 
L_CCE 6 9 1U 
L_CCB 4 10 1U 
C_COUP 5 6 1U 
C_BLK 4 3 1U 
L_CEB 5 8 1U 
L_CEC IN 7 1U 
R_CEB 11 8 19.18K 
R_CCB 12 10 99K 
R_FB2 2 3 6891 
C_FB2 2 3 0.392PF 
R_FB1 IN 2 8471 
C_FB1 IN 2 0.474PF 
V_CCB 12 9 DC 5.1V 
V CE 7 0 DC 8V 
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V_CC 0 9 DC 8V 
V_CEB 11 0 DC 9.8V 
Q1 0 4 6 NE681 
Q2 IN 5 0 NE681 
.END 
